(19) Japan Patent Office (JP)

(12) KOKAI TOKKYO KOHO (A)

(11) Laid-open Application Number: Heisei 6-53075

(43) Publication Date: February 25, 1994

(51) Int. CL <sup>5</sup> H 01 G 4/12	Id. Symbol 346	Office Ref. No.	Fl	Techn. Ind. Field
H 01 G 4/30	301 A	8019-5E 8019-5E		
H 01 G 4/42	331	9174-5E		

Examination Request: None No. of Claims: 1 (total pages 6)

(21) Application No.: Heisei 4-219719 (22) Application Filed: July 27, 1992

(71) Applicant:

000006264

Mitsubishi Materials Co., Ltd.

Address: 1-5-1, Ote-machi, Chiyoda-ku, Tokyo

(72) Inventor:

Daanaru Pii Baakusu

Address: 2270, Daigaku Yokose, Yokose-machi, Akichichi,

Saitama-ken

c/o Mitsubishi Materials Co., Ltd., Ceramics Laboratory

(54) [Title of the Invention] MULTILAYER CERAMIC CAPACITOR FOR BALANCED LINE

## (57) [Abstract]

[Object] It is an object of the present invention to provide a small-size multilayer ceramic capacitor which can be mounted with a high density on a circuit substrate with a small mounting area, thereby making it possible to decrease the size of electronic devices, and which can improve the filter response and remove a high-frequency noise.

[Structure] A laminate 45 is formed by alternately laminating a dielectric sheet 10 having formed on its surface an inner electrode 10a which is extended to one outer side and is located at a certain distance from the outer side opposite to the above-mentioned outer side, a dielectric sheet 20 having formed on its surface an inner electrode 20a which is extended to the above-mentioned opposite outer side and is located at a certain distance from the above-mentioned one outer side, and a dielectric sheet 30 having formed on its surface an inner electrode 30a which is extended to the two mutually opposite outer sides, to which electrodes 10a, 20a are not extended, and is located at a certain distance from the two mutually opposite outer sides, to which electrodes 10a, 20a are extended. A pair of outer electrodes 41, 42 which are connected to electrodes 10a, 20a are formed on both side surfaces of the laminate, and outer electrodes 43 connected to electrode 30a are

formed on other two side surfaces of the laminate. Three capacitors are incorporated, and three terminals are integrated.

# [Patent Claims]

[Claim 1] A multilayer ceramic capacitor for a balanced line comprising

a laminate (45) formed by alternately laminating

a first rectangular ceramic dielectric sheet (10) having formed on its surface a first inner electrode (10a) which is extended to one outer side and is located at a certain distance from the outer side opposite to the above-mentioned outer side,

a second rectangular ceramic dielectric sheet (20) having formed on its surface a second inner electrode (20a) which is extended to the above-mentioned opposite outer side and is located at a certain distance from the above-mentioned one outer side,

and a third ceramic dielectric sheet (30) having formed on its surface a third inner electrode (30a) which is extended to the two mutually opposite outer sides to which said first and second electrodes (10a, 20a) are not extended and is located at a certain distance from the two mutually opposite outer sides to which said electrodes (10a, 20a) are extended.

a pair of a first and second outer electrodes (41, 42) for connecting a balanced line, which are formed on both side surfaces of said laminate (45) and are connected to said first and second inner electrodes (10a, 20a), and

third outer electrodes (43) for grounding, which are formed on other two side surfaces of said laminate (45) and are connected to said third inner electrode (30a).

# [0001]

# [Detailed Description of the Invention]

[Field of Industrial Utilization] The present invention relates to a multilayer ceramic capacitor suitable as a chip noise filter for balanced lines of communication circuits such as telephones and modems, or power supply circuits such as DC-DC converters. More specifically, the present invention relates to a chip bypass capacitor suitable for absorbing electromagnetic interference, in which three capacitors are incorporated and three terminals are integrated.

#### [0002]

[Prior Art Technology] Three wire balanced lines consisting of a pair of input lines and a ground line are suitable for the communication circuits of power supply circuits of the above-described type. Low-pass filters or bypass filters are required to remove a common-mode noise and differential noise in such lines. More specifically, a filter is often used in which, as shown in Fig 17, a multilayer ceramic capacitor  $C_1$  is connected between the input line A and ground line G, a multilayer ceramic capacitor  $C_2$  is connected between the input line B and ground line G, and a multilayer ceramic capacitor  $C_3$  is connected between input lines A and B. Each of the above-mentioned three multilayer ceramic capacitors comprises a laminate and a pair of external electrodes. The

laminate is obtained by preparing two of rectangular ceramic dielectric sheets each having formed on its surface an inner electrode which is extended to one outer side of the sheet and is located at a certain distance from the sheet outer side which is opposite to the above-mentioned sheet outer side, stacking those two ceramic dielectric sheets so that the sheet outer sides with the inner electrodes extended thereto are on respective opposite sides, and laminating and integrating a plurality of such stacked and assembled ceramic dielectric sheets. A pair of outer electrodes is formed so as to be connected to the respective inner electrodes exposed on both side surfaces of the laminate. Those three capacitors are separately mounted on a printed circuit board.

# [0003]

[Problems Addressed by the Invention] Thus, in the conventional filters consisting of the above-described three multilayer ceramic capacitors, the capacitors were separately mounted on a substrate. As a result the printed circuit was complex and the noise absorption capability of the filter was degraded due to the residual impedance of the printed circuit. Furthermore, when the capacitor was mounted on a substrate, the substrate was required to have a large mounting area, and the size of electronic devices was difficult to decrease. It is an object of the present invention to provide a small-size, multilayer ceramic capacitor for a balanced line, which can be mounted with a high density on a circuit substrate with a small mounting area, thereby making it possible to decrease the size of electronic devices. Another object of the present invention is to provide a multilayer ceramic capacitor for a balanced line, which makes it possible to improve filter response and to remove a common-mode noise and differential noise in a three-wire balanced line by incorporating three capacitors close to each other in a single element and integrating three terminals.

## [0004]

[Means to Resolve the Problems] The structure of the present invention designed to attain the above-described object will be described below with reference to Fig 1, Fig 5, and Fig 8. In a multilayer ceramic capacitor 50 in accordance with the present invention, a laminate 45 is formed by alternately laminating a first rectangular ceramic dielectric sheet 10 having formed on its surface a first inner electrode 10a which is extended to one outer side and is located at a certain distance from the outer side opposite to the abovementioned outer side, a second rectangular ceramic dielectric sheet 20 having formed on its surface a second inner electrode which is extended to the above-mentioned opposite outer side and is located at a certain distance from the above-mentioned one outer side, and a third ceramic dielectric sheet 30 having formed on its surface a third inner electrode 30a which reaches the two mutually opposite outer sides to which the two electrodes 10a, 20a were not extended and is located at a certain distance from the two mutually opposite outer sides to which the two electrode 10a, 20a were extended. Furthermore, a first and second outer electrodes 41, 42 for a balanced line connection, which are connected to the electrodes 10a, 20a, respectively, are formed on both side surfaces of laminate 45, and third outer electrodes 43 for grounding, which are connected to the third inner electrode 30a, are formed on other two side surfaces of laminate 45.

# [0005]

[Operation] As shown in Fig 8, when capacitor 50 is connected to lines A, B, and G, a capacitor C<sub>3</sub> for absorbing a differential noise is formed between the first outer electrode 41 and second outer electrode 42, and two capacitors C<sub>1</sub> and C<sub>2</sub> for absorbing a common-mode noise are formed between the first outer electrode 41 and third outer electrode 43, and between the second outer electrode 42 and third outer electrode 43, respectively. In the chip-like multilayer ceramic capacitor having the above-described structure, the three capacitors are located inside and three terminal electrodes 41, 42, 43 are integrated with side surfaces of laminate 45. Therefore, (1) the filter response is improved, and (2) three capacitors, which are implemented in a single element, take a very small space and can be mounted on a circuit substrate by a process involving few operations.

# [0006]

[Embodiments] The embodiments of the present invention will be described below in greater detail with reference to the drawings attached.

<Embodiment 1> First, a large number of dielectric green sheets were prepared. Those dielectric green sheets were formed by coating a barium titanate-based dielectric slurry having a IIS-R characteristic by a doctor blade method on the upper surface of a polyester base sheet, followed by drying. Of those green sheets, a certain group was taken as first green sheets, another group was taken as second green sheets, and still another group was taken as third green sheets. Then, a conductive paste containing Ag/Pd as the main components was screen printed according to respective patterns on the surfaces of the first, second, and third green sheets, followed by drying for 4 min at a temperature of 80°C. Thus, as shown in Fig 5, a first inner electrode 10a was formed by printing on the surface of first green sheets 10 in such a manner that it was extended to one outer side and was located at a certain distance from the outer side opposite to the above-mentioned outer side. A second inner electrode 20a was formed by printing on the surface of second green ceramic green sheets in such a manner that it was extended to the above-mentioned opposite outer side and was located at a certain distance from the above-mentioned one outer side. Then, a cross-like third inner electrode 30a was formed by printing on the surface of third ceramic green sheets in such a manner that it was extended to two mutually opposite outer sides to which the two inner electrodes 10a, 20a were not extended and was located at a certain distance from the two mutually opposite outer sides to which the two inner electrodes 10a, 20a were extended. In this example, the three inner electrodes 10a, 20a, and 30a had the same surface area.

[0007] As shown in Fig 1 and Fig 5, in this example a first dielectric sheet 10, a third dielectric sheet 30, a second dielectric sheet 20, a first dielectric sheet 10, a third dielectric sheet 30, and a second dielectric sheet 20 were laminated on the second dielectric sheet 20 in the order of description. A fourth ceramic green sheet 40 that was not printed with the electrically conductive paste was placed on the uppermost layer to obtain a laminate 45 consisting of a total of 8 layers. This laminate 45 was integrated by

thermal pressing and fired for about 1 h at a temperature of 130°C to obtain a sintered body. The sintered body was barrel polished to expose the inner electrodes 10a, 20a, and 30a on the side surface of the sintered body (Fig 6). Both end portions of the sintered body where the inner electrodes 10a, 20a were exposed were coated with an electrically conductive paste containing Ag as the main component, and then the electrically conductive paste was coated on the whole periphery of the central portion of the sintered body where the inner electrode 30a was exposed. The electrically conductive paste in all of the above-mentioned regions was then fired to form the first and second outer electrodes 41, 42 and a third outer electrode 43. As a result, a multilayer ceramic capacitor 50 shown in Fig 7 was obtained.

[0008] In order to study characteristics of the multilayer ceramic capacitor 50, it was connected to a three-wire balanced line including a pair of input lines A and B and a ground line G (see Fig 8). More specifically, the first outer electrode 41 of the multilayer ceramic capacitor 50 was connected to line A, the second outer electrode 42 was connected to line B, and the third outer electrode 43 was connected to line G. When a signal to which a high-frequency noise, electromagnetic waves and the like were admixed was fed into the balanced line, a differential noise was absorbed between the first outer electrode 41 and second outer electrode 42, and the respective common-mode noise was absorbed between the first outer electrode 41 and third outer electrode 43, and between the second outer electrode 42 and third outer electrode 43. In this example, the capacitance of the three capacitors in the circuit shown in Fig 8 can be represented by the following formula.

$$C_1 = C_2 = C_3 \tag{1}$$

[0009] Embodiment 2> Figs 9 - 12 show a cross section of the multilayer ceramic capacitor of the second embodiment of the present invention. In those figures, structural components identical to those shown in Figs 1 - 4 are assigned with the same symbols. In this embodiment, the third dielectric sheet 30, second dielectric sheet 20, third dielectric sheet 30, first dielectric sheet 10, third dielectric sheet 30, and second dielectric sheet 20 were laminated in the order of description on the first dielectric sheet 10. A fourth ceramic green sheet 40 that was not printed with the electrically conductive paste was placed on the uppermost layer to obtain a laminate 45 consisting of a total of 8 layers. In this example, the surface area of inner electrode 30a was half of the surface area of each of the inner electrode 20a and inner electrode 30a. Other elements of the structure were identical to those of Embodiment 1, and their explanation is omitted to avoid redundancy. Characteristics of the multilayer ceramic capacitor were identical to those obtained in Embodiment 1. In this example, the capacitance of the three capacitors in the circuit shown in Fig 8 can be represented by the following formula.

$$C_1 = C_2 = C_3/2.5 \tag{2}$$

[0010]  $\leq$ Embodiment 3> Figs 13 - 16 show a cross section of the multilayer ceramic capacitor of the third embodiment of the present invention. In those figures, structural components identical to those shown in Figs 1 - 4 are assigned with the same symbols. In

this embodiment, the first dielectric sheet 10, second dielectric sheet 20, third dielectric sheet 30, first dielectric sheet 10, second dielectric sheet 20, first dielectric sheet 10, third dielectric sheet 30, and second dielectric sheet 20 were laminated in the order of description on the second dielectric sheet 20. A fourth ceramic green sheet 40 that was not printed with the electrically conductive paste was placed on the uppermost layer to obtain a laminate 45 consisting of a total of 10 layers. In this example, the surface area of the three inner electrodes 10a, 20a, and 30a was the same. Other elements of the structure were identical to those of Embodiment 1, and their explanation is omitted to avoid redundancy. Characteristics of the multilayer ceramic capacitor were identical to those obtained in Embodiment 1. In this example, the capacitance of the three capacitors in the circuit shown in Fig 8 can be represented by the following formula.

$$C_1 = C_2 = C_3/2 (3)$$

[0011] Furthermore, the number of layers in the ceramic dielectric sheet in accordance with the present invention and the surface area of the third inner electrode 30a employed for grounding are not limited to the above-described embodiments and can be changed appropriately according to the required capacitance.

[0012]

[Effect of the Invention] As described above, the present invention provided a small capacitor in which three capacitors are incorporated in a single element and three terminals are integrated. As a result, mounting can be conducted by a process consisting of a small number of operations and a printed circuit substrate is not required to have a large mounting area. At the same time, the filter response can be improved. Furthermore, a common-mode noise and differential noise in three-wire balanced lines can be removed. Therefore, the capacitor in accordance with the present invention is suitable as a chip noise filter (CNF) absorbing electromagnetic interference (EMI). Another advantage of the capacitor in accordance with the present invention is that the capacitance of the incorporated capacitors can be changed by changing the surface area of the second inner electrode with respect to the surface area of the first inner electrode.

# [Brief Description of the Drawings]

Fig 1 is a cross section along the line H-H in Fig 7 for which the relation  $C_1 = C_2 = C_3$  is valid, this relation being obtained for the multilayer ceramic capacitor which is an embodiment of the present invention.

Fig 2 is a cross section along the line J-J relating to the same embodiment.

Fig 3 is a cross section along the line K-K relating to the same embodiment.

Fig 4 is a cross section along the line L-L relating to the same embodiment.

Fig 5 is a perspective view prior to lamination in a laminate preparation.

Fig 6 is a perspective view of a sintered body prepared by sintering the laminate.

Fig 7 is a perspective view of a multilayer ceramic capacitor fabricated by arranging first, second, and third outer electrodes on the sintered body.

Fig 8 is a circuit diagram illustrating connection of the multilayer ceramic capacitor to a balanced line.

Fig 9 is a cross section corresponding to Fig 1 for which the relation  $C_1 = C_2 = C_3/2.5$  is valid, this relation being obtained for the multilayer ceramic capacitor which is another embodiment of the present invention.

Fig 10 is a cross section along the line M-M relating to the same embodiment.

Fig 11 is a cross section along the line N-N relating to the same embodiment.

Fig 13 is a cross section along the line O-O relating to the same embodiment. Fig 9 is a cross section corresponding to Fig 1 for which the relation  $C_1 = C_2 = C_3/2$  is valid, this relation being obtained for the multilayer ceramic capacitor which is another embodiment of the present invention.

Fig 14 is a cross section along the line P-P relating to the same embodiment.

Fig 15 is a cross section along the line Q-Q relating to the same embodiment.

Fig 16 is a cross section along the line R-R relating to the same embodiment.

Fig 17 is a circuit diagram illustrating connection of a conventional multilayer ceramic capacitor to a balanced line.

# [Legends]

10 - first ceramic dielectric sheet (first ceramic green sheet)

10a - first inner electrode

20 - second ceramic dielectric sheet (second ceramic green sheet)

20a - second inner electrode

30 - third ceramic dielectric sheet (third ceramic green sheet)

30a - third inner electrode

41 - first outer electrode

42 - second outer electrode

43 - third outer electrode

45 – laminate

50 - multilayer ceramic capacitor

## Fig 1

10 - first ceramic dielectric sheet (first ceramic green sheet)

10a – first inner electrode

20 - second ceramic dielectric sheet (second ceramic green sheet)

20a - second inner electrode

30 - third ceramic dielectric sheet (third ceramic green sheet)

30a – third inner electrode

41 - first outer electrode

42 - second outer electrode

43 - third outer electrode

50 - multilayer ceramic capacitor

Fig 2

Fig 3

Fig 4

Fig 5 45 – laminate

Fig 6 Fig 7 Fig 8 Fig 9 Fig 10 Fig 11 Fig 12 Fig 13 Fig 14 Fig 15 Fig 16 Fig 17

(19)日本国特許庁(JP)

# (12) 公開特許公報(A)

(11)特許出顧公開番号

# 特開平6-53075

(43)公開日 平成6年(1994)2月25日

(51)Int.Cl. <sup>5</sup> H 0 1 G	4/12	識別記号 3 4 6	庁内整理番号	F I	技術表示箇所
22.0.2.0	4/30	3 0 1 A	8019—5E		
	4/42	3 3 1	8019-5E 9174-5E		,

審査請求 未請求 請求項の数1(全 6 頁)

特願平4-219719 (21)出願番号

(22)出願日 平成 4年(1992) 7月27日 (71)出願人 000006264

三菱マテリアル株式会社

東京都千代田区大手町1丁目5番1号

(72)発明者 ダーナル ピー パークス

埼玉県秩父郡横瀬町大字横瀬2270番地 三 菱マテリアル株式会社セラミックス研究所


(74)代理人 弁理士 須田 正義

#### (54)【発明の名称】 平衡線路用積層セラミックコンデンサ

#### (57)【要約】

【目的】 小型で実装面積が少なくて済み、高密度に回 路基板に実装して電子機器を小型化でき、かつフィルタ 応答性を改善して、高周波ノイズを除去する。

【構成】 1つの外周辺まで延びこの外周辺と反対側の 外周辺とは間隔をあけて内部電極10aを表面に形成し た誘電体シート10と、前記反対側の外周辺まで延び前 記1つの外周辺とは間隔をあけて内部電極20aを表面 に形成した誘電体シート20と、両電極10a,20a の延びていない相対向する2つの外周辺まで延び両電極 10a,20aの延びている相対向する2つの外周辺と は間隔をあけて内部電極30aを表面に形成した誘電体 シート30とを交互に積重ねて積層体45を形成する。 積層体の両側面に両電極10a, 20aに接続する一対 の外部電極41,42を形成し、積層体の別の両側面に 電極30aに接続する外部電極43を形成する。3個の コンデンサが内蔵され3端子が一体化される。



- 10 第1セラミック誘電体シート(第1セラミックグリーンシート)
- 10a 第1内部電極 20 第2セラミック誘電体シート(第2セラミックグリーンシート)
- 20a 第2内部電極
- 30 第3セラミック諸電体シート(第3セラミックグリーンシート)
- 30a 第3内部電極
- 41 第1外部電極
- 42 第2外部電極
- 43 第3外部電極
- 50 積層セラミックコンデンサ

10

#### 【特許請求の範囲】

【請求項1】 1つの外周辺まで延びこの外周辺と反対側の外周辺とは間隔をあけて第1内部電極(10a)が表面に形成された角形の第1セラミック誘電体シート(10)と、

前記反対側の外周辺まで延び前記1つの外周辺とは間隔をあけて第2内部電極(20a)が表面に形成された角形の第2セラミック誘電体シート(20)と、

前記第1及び第2内部電極(10a,20a)の延びていない相対向する2つの外周辺まで延び前記第1及び第2内部電極(10a,20a)の延びている相対向する2つの外周辺とは間隔をあけて第3内部電極(30a)が表面に形成された第3セラミック誘電体シート(30)とを交互に積重ねて形成された積層体(45)と、

前記積層体(45)の両側面にそれぞれ形成され前記第1及 び第2内部電極(10a,20a)に接続する平衡線路接続用の 一対の第1及び第2外部電極(41,42)と、

前記積層体(45)の別の両側面にそれぞれ形成され前記第 3内部電極(30a)に接続する接地用の第3外部電極(43) とを備えた平衡線路用積層セラミックコンデンサ。

#### 【発明の詳細な説明】

#### [0001]

【産業上の利用分野】本発明は電話機、モデム等の通信回路、或いはDC-DCコンバータ等の電源供給回路の平衡線路にチップ型ノイズフィルタ(chip noise filter)として用いられる積層セラミックコンデンサに関する。更に詳しくは3個のコンデンサが内蔵されかつ3端子が一体化された、電磁妨害ノイズ(electromagnetic inter-ference)を吸収するに適したチップ型のバイパスコンデンサに関するものである。

## [0002]

【従来の技術】この種の通信回路又は電源供給回路に は、一対の入力線路とアース線路からなる三線の平衡線 路 (three wire balanced line) が使用される。こうし た回路には同相ノイズ (common-mode noise) や差動ノ イズ (differential noise) を除去するためにローパス フィルタ又はバイパスフィルタが必要である。具体的に は、図17に示すように入力線路Aとアース線路Gとの 間に積層セラミックコンデンサC1を、入力線路Bとア ース線路Gとの間に積層セラミックコンデンサC2を、 また入力線路AとBの間に積層セラミックコンデンサC aをそれぞれ接続したフィルタがしばしば用いられる。 従来、上記3個の積層セラミックコンデンサのそれぞれ は、1 つのシート外周辺まで延びこのシート外周辺と反 対側のシート外周辺とは間隔をあけてシート表面に内部 電極が形成された角形の2枚のセラミック誘電体シート を一組とし、これら2枚のセラミック誘電体シートを内 部電極の延びたシート外周辺がそれぞれ反対側になるよ うに重ね合せ、この重ね合せた一組のセラミック誘電体 シートを複数組積層し一体化してなる積層体と、積層体 の両側面にそれぞれ露出した内部電極に接続して形成された一対の外部電極とを備える。そして3個のコンデン サはプリント回路基板に別々に実装される。

#### [0003]

【発明が解決しようとする課題】このため、従来の3個の積層セラミックコンデンサからなるフィルタでは、個別にコンデンサを基板に実装するため、プリント配線が複雑になり、プリント配線の残留インダクタンスのため、フィルタとしてのノイズ吸収性能に劣っていた。更にコンデンサを基板に実装する際に、基板に広い実装面積を必要とし、電子機器を小型化できない問題点があった。本発明の目的は、小型で実装面積が少なくて済み、高密度に回路基板に実装して電子機器を小型化できる平衡線路用積層セラミックコンデンサを提供することにある。本発明の別の目的は、単一の素子で3個のコンデンサを近接して内蔵しかつ3端子を一体化することにより、フィルタ応答性が改善された、三線の平衡線路における同相ノイズや差動ノイズの除去が可能な平衡線路用積層セラミックコンデンサを提供することにある。

#### 20 [0004]

【課題を解決するための手段】上記目的を達成するため の本発明の構成を図1、図5及び図8に基づいて説明す る。本発明の積層セラミックコンデンサ50は、1つの 外周辺まで延びこの外周辺と反対側の外周辺とは間隔を あけて第1内部電極10 aが表面に形成された角形の第 1セラミック誘電体シート10と、前記反対側の外周辺 まで延び前記1つの外周辺とは間隔をあけて第2内部電 極20 aが表面に形成された角形の第2セラミック誘電 体シート20と、両電極10a, 20aの延びていない 相対向する2つの外周辺まで延び両電極10a,20a 30 の延びている相対向する2つの外周辺とは間隔をあけて 第3内部電極30 aが表面に形成された第3セラミック 誘電体シート30とを交互に積重ねて積層体45が形成 される。更に、この積層体45の両側面には両電極10 a, 20 aに接続する平衡線路接続用の一対の第1及び 第2外部電極41,42がそれぞれ形成され、この積層 体45の別の両側面には第3内部電極30aに接続する 接地用の第3外部電極43がそれぞれ形成される。

#### [0005]

10 【作用】図8に示すように、コンデンサ50を線路A、B、Gに接続すると、第1外部電極41と第2外部電極42との間で差動ノイズを吸収するための1つのコンデンサC3が形成され、第1外部電極41と第3外部電極43との間及び第2外部電極42と第3外部電極43との間でそれぞれ同相ノイズを吸収するための2つのコンデンサC1及びC2が形成される。このような構成のチップ型の積層セラミックコンデンサは、3個のコンデンサが内蔵されかつ3つの端子電極41、42、43が積層体45の側面に一体化するので、第一にフィルタ応答性が改善され、第二に3個のコンデンサを単一の素子の形

2

態で、僅かなスペースと僅かな工数で回路基板に実装することができる。

[0006]

【実施例】次に、本発明の実施例を図面に基づいて詳し く説明する。

<実施例1>先ず、誘電体グリーンシートを多数枚用意 した。この誘電体グリーンシートはポリエステルベース シートの上面にチタン酸バリウム系のJIS-R特性を 有する誘電体スラリーをドクターブレード法によりコー ティングした後、乾燥して形成される。これらのグリー 10 ンシートのうち、ある1群を第1セラミックグリーンシ ートとし、別の群を第2セラミックグリーンシートと し、更に別の群を第3セラミックグリーンシートとし た。次いで第1、第2及び第3セラミックグリーンシー トの各表面にそれぞれ別々のパターンでAg/Pdを主 成分とする導電性ペーストをスクリーン印刷し、80℃ で4分間乾燥した。即ち、図5に示すように第1セラミ ックグリーンシート10の表面には、1つの外周辺まで 延びこの外周辺と反対側の外周辺とは間隔をあけて第1 内部電極10aが印刷形成された。また第2セラミック グリーンシート20の表面には、前記反対側の外周辺ま で延び前記1つの外周辺とは間隔をあけて第2内部電極 20 aが印刷形成された。更に第3セラミックグリーン シート30の表面には、両内部電極10a,20aの延 びていない相対向する2つの外周辺まで延び両内部電極 10a,20aの延びている相対向する2つの外周辺と は間隔をあけて十字状の第3内部電極30 aが印刷形成 された。この例では、3つの内部電極10aと20aと 30aの各面積はそれぞれ等しい。

【0007】図1及び図5に示すように、この例では第 30 2誘電体シート20の上に、第1誘電体シート10、第 3誘電体シート30、第2誘電体シート20、第1誘電 体シート10、第3誘電体シート30、及び第2誘電体 シート20をこの順に積層した。この最上層には導電性 ペーストを全く印刷していない第4セラミックグリーン シート40を重ね合わせて合計8層の積層体45を得 た。この積層体45を熱圧着して一体化した後、130 0℃で約1時間焼成して焼結体を得た。この焼結体をバ レル研磨して焼結体の周囲側面に内部電極10a,20 a及び30aを露出させた(図6)。この内部電極10 a, 20aが露出する焼結体の両端部にそれぞれAgを 主成分とする導電性ペーストを塗布し、また内部電極3 O aが露出する焼結体の中央部の全周に同じ導電性ペー ストを塗布した後、これらの導電性ペーストを焼付けて 一対の第1及び第2外部電極41,42と第3外部電極 43をそれぞれ形成した。これにより、図7に示す積層 セラミックコンデンサ50が得られた。

【0008】この積層セラミックコンデンサ50の特性 を調べるために、図8に示すように一対の入力線路A及 びBとアース線路Gのある三線の平衡線路にこの積層セ 50 4

ラミックコンデンサ50を接続した。具体的には積層セラミックコンデンサ50の第1外部電極41を線路Aに、第2外部電極42を線路Bに、第3外部電極43を線路Gにそれぞれ接続した。この平衡線路に高周波ノイズ、電磁波等を混入した信号を流したところ、第1外部電極41と第2外部電極42との間で差動ノイズが吸収され、第1外部電極41と第3外部電極43との間及び第2外部電極42と第3外部電極43との間でそれぞれ同相ノイズが吸収された。この例では図8の回路において、3つのコンデンサのキャパシタンスは次式で表わされる。

 $C_1 = C_2 = C_3 \tag{1}$ 

【0009】 <実施例2>図9~図12は本発明の実施 例2の積層セラミックコンデンサの断面図である。これ らの図において、図1~図4に示した符号と同一符号は 同じ構成部品を示す。この例では第1誘電体シート10 の上に、第3誘電体シート30、第2誘電体シート2 0、第3誘電体シート30、第1誘電体シート10、第 3誘電体シート30、及び第2誘電体シート20をこの 順に積層した。この最上層には導電性ペーストを全く印 刷していない第4セラミックグリーンシート40を重ね 合わせて合計8層の積層体45を得た。この例では、内 部電極30aの面積は内部電極20aと30aの各面積 の半分である。その他の構成は実施例1と同じであるの で、繰返しの説明を省略する。この積層セラミックコン デンサの特性は、実施例1と同様であった。ただし、こ の例では図8の回路において、3つのコンデンサのキャ パシタンスは次式で表わされる。

 $C_1 = C_2 = C_3/2.5$  (2)

【0010】<実施例3>図13~図16は本発明の実 施例3の積層セラミックコンデンサの断面図である。こ れらの図において、図1~図4に示した符号と同一符号 は同じ構成部品を示す。この例では第2誘電体シート2 0の上に、第1誘電体シート10、第2誘電体シート2 0、第3誘電体シート30、第1誘電体シート10、第 2誘電体シート20、第1誘電体シート10、第3誘電 体シート30、及び第2誘電体シート20をこの順に積 層した。この最上層には導電性ペーストを全く印刷して いない第4セラミックグリーンシート40を重ね合わせ て合計10層の積層体45を得た。この例では、3つの 内部電極10aと20aと30aの各面積はそれぞれ等 しい。その他の構成は実施例1と同じであるので、繰返 しの説明を省略する。この積層セラミックコンデンサの 特性は、実施例1と同様であった。 ただし、 この例では 図8の回路において、3つのコンデンサのキャパシタン スは次式で表わされる。

$$C_1 = C_2 = C_3/2$$
 (3)

【0011】なお、本発明のセラミック誘電体シートの 積層数、接地用の第3内部電極30aの面積の広さは上 記例に限られるものではなく、必要とされるキャパシタ 5

ンスに応じて適宜変更することができる。

#### [0012]

【発明の効果】以上述べたように、本発明によれば、単一の素子で3個のコンデンサを内蔵しかつ3端子を一体化した小型のコンデンサを実現したので、プリント回路基板への実装面積を広く必要とせず、僅かな工数で実装でき、同時にフィルタ応答性を改善できる。また、三線の平衡線路における同相ノイズや差動ノイズの除去することができ、電磁妨害雑音(EMI)を吸収するチップ型ノイズフィルタ(CNF)として好適に利用できる。更に、第1内部電極の面積に対して第2内部電極の面積を可変にすれば、内蔵するコンデンサのキャパシタンスを変更できる利点もある。

#### 【図面の簡単な説明】

【図1】本発明実施例の積層セラミックコンデンサのC 1=C2=C3の関係が成立する図7のH-H線断面図。

【図2】そのJ-J線断面図。

【図3】そのK-K線断面図。

【図4】そのレーレ線断面図。

【図5】その積層体の積層前の斜視図。


【図6】その積層体を焼成した焼結体の斜視図。

【図7】その焼結体に第1~第3外部電極を設けて作製された積層セラミックコンデンサの斜視図。

【図8】その積層セラミックコンデンサを平衡線路に接続した回路図。

【図9】本発明別の実施例の積層セラミックコンデンサのC1=C2=C3/2.5の関係が成立する図1に対応

#### 【図1】



- 10 第1セラミック誘電体シート(第1セラミックグリーンシート)
- 10a 第1内部電極
- 20 第2セラミック誘電体シート(第2セラミックグリーンシート)
- 20a 第2内部電腦
- 30 第3セラミック誘電体シート(第3セラミックグリーンシート)
- 30a 第3内部電極
- 41 第1外部電極
- 42 第2外部電極43 第3外部電極
- 50 積層セラミックコンデンサ

する断面図。

【図10】そのM-M線断面図。

【図11】そのN-N線断面図。

【図12】その〇一〇線断面図。

【図13】本発明別の実施例の積層セラミックコンデンサの $C_1 = C_2 = C_3 / 2$ の関係が成立する図1に対応する断面図。

【図14】そのP-P線断面図。

【図15】そのQ-Q線断面図。

0 【図16】そのR-R線断面図。

【図17】従来の積層セラミックコンデンサを平衡線路 に接続した回路図。

【符号の説明】

10 第1セラミック誘電体シート (第1セラミックグリーンシート)

10a 第1内部電極

20 第2セラミック誘電体シート (第2セラミックグ リーンシート)

20a 第2内部電極

20 30 第3セラミック誘電体シート (第3セラミックグリーンシート)

30a 第3内部電極

41 第1外部電極


42 第2外部電極

43 第3外部電極


45 積層体

50 積層セラミックコンデンサ


### 【図2】



【図3】



6



[図12]

(図12]

(図12]

(図13]

(図14]

(図15]

(図16)

